Area of Interest
C and programming and language and struct
You can register for free to view any content on this web site. If you are already registered, please login.
by Kiefer Kuah, Intel Corp.
Speeding up matrix-vector multiplication with SSE instructions, threading, and data restructuring
Single-instruction multiple-data instructions, threading, and restructuring data are three common optimization methods. The performance impact that these methods can make on matrix-vector multiplication was investigated here. The different implementations were tested on three hardware configurations and compared to the version written in C. All three methods resulted in measurable gains. As expected, while it resulted in gains on the Hyper-Threading–technology–enabled system and the dual-processor Intel Xeon chip system, the multithreaded version did not exhibit performance benefits on the uniprocessor system.



