Cache Coherency in Itanium® Processor Software
The Itanium® architecture requires that software maintain coherence between stored instructions and cached instructions. This paper shows you how to ensure your code performs the proper subsequent cache flushing, synchronization, and serialization when both self-modifying code and cross-modifying code are implemented.—Thomas Wolfgang Burger, Intel Consultant and Applications Developer.
The Itanium® architecture requires that software maintain coherence between stored instructions and cached instructions. This paper shows you how to ensure your code performs the proper subsequent cache flushing, synchronization and serialization when both self-modifying code and cross-modifying code are implemented.—Thomas Wolfgang Burger, Intel Consultant and Applications Developer.
Subscribers who liked this article also read:
 | Security considerations for mobile hardware by Alan Zeichick, principal analyst, Camden Associates. Intel Corp. ... |
| Monte Carlo simulation using various industry library solutions by Sergey A. Maidanov. Intel Corp. Monte Carlo simulation is one of... |
| Design of portable and reusable GUI controls By Egor Kazachkov, software engineer, Data Visualization Controls team... |
If you're interested in this topic, these articles may be helpful:
| Impact of thread priority on .NET applications and hyper-threading enabled processors by Eric L. Blair. Intel Corp. Intel processors that support Hyper-T... |
| Itanium® 2-based Solutions versus Sun’s SPARC® Architecture Introduction “Traditional IT infrastructure has been a static, ... |
| Intel® Virtualization Technology Specification for the Intel® Itanium® Architecture (VT-i) Introduction This document describes the software interfaces for I... |
Related Jobs:
