Cache Coherency in Itanium® Processor Software
The Itanium® architecture requires that software maintain coherence between stored instructions and cached instructions. This paper shows you how to ensure your code performs the proper subsequent cache flushing, synchronization, and serialization when both self-modifying code and cross-modifying code are implemented.—Thomas Wolfgang Burger, Intel Consultant and Applications Developer.
The Itanium® architecture requires that software maintain coherence between stored instructions and cached instructions. This paper shows you how to ensure your code performs the proper subsequent cache flushing, synchronization and serialization when both self-modifying code and cross-modifying code are implemented.—Thomas Wolfgang Burger, Intel Consultant and Applications Developer.
Subscribers who liked this article also read:
 | Security considerations for mobile hardware by Alan Zeichick, principal analyst, Camden Associates. Intel Corp. ... |
| Design of portable and reusable GUI controls By Egor Kazachkov, software engineer, Data Visualization Controls team... |
| Monte Carlo simulation using various industry library solutions by Sergey A. Maidanov. Intel Corp. Monte Carlo simulation is one of... |
If you're interested in this topic, these articles may be helpful:
| Itanium® 2-based Solutions versus Sun’s SPARC® Architecture Introduction “Traditional IT infrastructure has been a static, ... |
| Impact of thread priority on .NET applications and hyper-threading enabled processors by Eric L. Blair. Intel Corp. Intel processors that support Hyper-T... |
| Intel® Virtualization Technology Specification for the Intel® Itanium® Architecture (VT-i) Introduction This document describes the software interfaces for I... |
Related Jobs:
| Technical Consultant #0078761 - CA - Pasadena - IndyMac Bancorp, Inc. Post Date 6/27/2006 Requisition Number 0078761 Job Title Technical... |
| Software Developer, Senior #8197 - OH - Cleveland - Ohio Savings Bank * Oversees large and complex projects, including planning, monitor... |
| System Designer #PHSD002 - MA - Wellesley - Partners Health Care This individual will be working for the # 1 rated company in NE for th... |
| J2EE Development Senior #19154 - MI - Dearborn - MSX International Description: We are currently seeking a J2EE Development Senior who... |
| Sr. Systems Engineer #ISOCT-12 - PA - Cranberry Twp - Coventry Health Care, Inc. Senior level Intersystems Cache database administrator. Works with oth... |
| Technical Consultant #0078739 - CA - Pasadena - IndyMac Bancorp, Inc. Post Date 6/27/2006 Requisition Number 0078739 Job Title Technical... |
| Programmer Analyst #0080852 - CA - Pasadena - IndyMac Bancorp, Inc. Post Date 11/7/2006 Requisition Number 0080852 Job Title Programme... |
| Programmer Analyst II #0081391 - CA - San Francisco - IndyMac Bancorp, Inc. Post Date 12/19/2006 Requisition Number 0081391 Job Title Programm... |
| System Analyst - CA - Agoura - Semanticspace Technologies RESPONSIBILITIES: Produce Deliverables -- *Generate functional speci... |
| Software Development Engineer #143309 - WA - Redmond - Microsoft Corporation Come help us define and deliver the compilation technology for the Com... |
